ISABELLE

PROCEEDINGS OF THE 1981 SUMMER WORKSHOP

VOLUME 4

BROOKHAVEN NATIONAL LABORATORY
Upton, Long Island, New York, 11973
MECHANICAL ACCURACY OF LARGE FRAMES ACHIEVED BY COMPUTER FEEDBACK

J.A. Paradiso, M.I.T.

Submitted to the Wire Chamber Group of the ISA Workshop, July 1981

I. INTRODUCTION

Tracking high energy particles from the upcoming generation of colliders through magnetic fields of 10-20 kgauss will pose new problems because of the extremely small deflections involved. Accuracy of survey measurements is essential for providing high resolution in detectors using precision drift chambers. For example, in a detector\textsuperscript{1} for operation at ISABELLE, 96 large drift-chamber packages (5 × 1.6 meters in area) will be mounted in equi-angular segments about the intersection region. This size, together with a 1% momentum resolution requirement at 40 GeV, is a considerable step up from present day central detectors\textsuperscript{2}. To fully utilize the resolving power of drift chambers ($\sigma_0 \sim 150 \mu m$), the supporting structure must be reproducible to an amount $\Delta x \ll \sigma_0$. Stresses introduced via temperature variation, pressurization, gravitational and tensor forces, settling, etc., are expected to deform the chambers and affect the accuracy of the initial survey measurements over a long time period. To effectively confront this problem, we have developed a simple position-monitoring system employing optically sensitive charged-coupling device (CCD) arrays. Even though a digital position monitoring device is more elaborate than analog designs, we choose the digital approach for long term stability; i.e., the digital centroid will be insensitive to long-term fluctuations due to temperature and other factors.

Figure 1 shows a sample drift chamber mounted in the detector\textsuperscript{3}. Linear CCD arrays 256 cells long (13 $\mu$m/cell) are mounted opposite each corner of the chamber on stable, stress-free carrier rings. Light-emitting diodes affixed to the chamber are focused onto the corresponding CCD arrays. After installation and initial surveying, the centroid of the focused LED illumination on all CCDs is recorded and stored via computer. The CCDs are periodically checked thereafter. A deflection of the chamber will change the position of the LED relative to the CCD and thus move the focused centroid. When a discrepancy is noticed, the computer brings the centroid back to its
original value by restoring the chamber position with small motor drives under feedback control (labeled "adjust" in Figure 1). In this way, the deformation of individual chambers is compensated, and survey measurements remain accurate.

II. ELECTRONICS AND READOUT

Figure 2 shows a block diagram of the CCD readout system. There are 3 major system components; the controller, the distributor, and the driver/digitizer. The controller generates the complex clocking signals required to read the CCDs. It addresses one out of sixteen CCDs in each distributor, and stores a 2 x 256-bit digital rendition of the optical pattern detected by the selected CCD into self-contained buffer memory which may later be sequentially read via CAMAC.

The distributors generate a necessary power supply voltages and fan out clocking signals to groups of 16 CCDs. When a distributor is "on-line", the data and feedback clocking signals from the addressed CCD only are routed to the controller along the bus. "Off-line", no clocking signals are fed to the CCDs and no signals are output over the bus. The distributors may be switched on- or off-line by CAMAC commands, thus (putting only one distributor on-line at a time) the four addressing bits output from the controller specify a unique CCD.

The driver/digitizers are simple circuits required by each CCD which buffer the clocking signals and digitize the video output of the CCD into 2 bits. We are presently using analog comparators as digitizers, creating 3 possible digital states (i.e., 0, 1, 3). The driver/digitizers also buffer an output which activates a light-emitting diode during the read sequence, creating light focused onto the corresponding CCD.

The controller is "daisy-chained" to the distributors by a 14-line bus, hence the system is easily expandable; the quantity of CCDs is fixed only by the number of distributors, which may be added arbitrarily to the system. We are presently clocking our CCDs in the vicinity of 50 KHz; here the thermal "dark signal" is manageable, and we can drive CCDs successfully over several meters of inexpensive ribbon cable. Using a simple Fortran program, a CCD is
completely read into computer memory within 1/2 second; faster software can shorten this delay considerably.

III. TESTING

Figure 3 shows photographs of the test setup. Photograph a) is an edge view of a prototype chamber frame, 1.5 x 5 meters in area. CCD/LED assemblies (as depicted in photo b)) are placed at the 4 corners of the frame and midway along either side. A simple motor drive (see photo c)) which moves the frame vertically ± 150 µm is placed at each CCD/LED site and is controlled via a PDP-11/03 microcomputer. The CCD controller, distributor, and a prototype driver/digitizer are shown in photo d).

Figure 4 shows the actual CCD output; the signal from the focused LED is evident, and generally spans 10 ± 20 CCD cells with our present optics (better resolution is obtained by removing the glass window over the CCD).

We have developed a simple computer program to test the feasibility of automatic position restoration as described in Section I. First, the centroids of all LEDs at the rest position are stored in computer memory. Next the frame is deflected, either by applying mechanical stress on the frame itself or by randomly torquing a motor drive. This shifts the position of the LED w.r.t. the CCD typically 50 ± 100 µm, as monitored by precision deflection gauges affixed to the test frame. By incrementally moving the motor associated with the deflected portion of the frame, the centroid of LED illumination can be restored to its previous value. This process has repeatedly brought the frame back to within 10 µm of the original, undeflected position (as measured by the gauges) compatible with the 13 µm CCD cell width.

Figure 5 shows the response of the compensation system to deflection caused by a 10 Kg load. The load was introduced at t = 3 seconds (as indicated), and deflected the frame ≈ 85 µm. The compensation program immediately began stepping the motor drive; however after two increments the computer realized it was moving the frame in the wrong direction (initial direction is chosen at random), and reversed the motion at t = 10 seconds. After each crossing of the reference position (indicated by the dotted horizontal lines), the motor step size was decreased and the direction was reversed, until a final convergence was reached at t = 50 secs., where the frame was restored.
to within 5 μm of the reference. At t = 56 secs., the 10 Kg weight was removed (as indicated), now causing the frame to deflect ≈ 90 μm in the opposite direction. The compensation program was invoked, and at t = 90 secs., the frame was again restored to within 5 μm of the reference position. The compensation program was purposefully slowed in this test in order to enable manual reading of the deflection gauges; convergence to the reference position is normally achieved within 20 + 30 secs.

A top view of the test frame configuration is given in Figure 6, showing the location of the 6 CCD/LED sites and motor drives. In the test of Figure 7, all CCD/LED sites were continually scanned, and the resulting average positions at 1-minute intervals are plotted in units of CCD cells. Whenever a deviation of > 0.7 CCD cell from the reference (dotted lines) was detected, the compensation program was invoked, and the frame was restored. At t = 4 minutes a 10 Kg weight was applied at site #1; this is seen to have deflected both site #1 and the adjacent site #6 (site #6 was particularly elastic). At t = 5 minutes these deflections are already compensated, and both sites are back at the reference positions. The 10 Kg loads were successively applied to the remaining corners (sites #6, 3, and 4; see Fig. 6), as indicated; the resulting deflections were all compensated, and at t > 16 minutes the frame is seen to be stable at the reference positions, although 10 Kg loads are present at all 4 corners.

Figure 8a) shows the mean position of the focused centroids (read by the CCDs) for all 6 sites, plotted in units of CCD cells as a function of time over a 24-hour period. The CCDs were sampled very 15 seconds and the averaged positions (as plotted) were calculated every 15 minutes. Gradual shifts in the mean positions can be noticed, due to temperature variations, etc. Figure 8b) is analogous to Figure 8a); however, during this 24-hour period the computer program was instructed to restore each centroid to its original position (via the motor drives) whenever a deviation in the 15-minute averages of > 0.5 CCD cell was detected, thus compensating for the gradual motion of the frame and keeping it centered at the reference positions.
IV. CONCLUSIONS

We have developed a digital position monitoring system with long-term stability and active feedback, which is insensitive to environmental influences and can keep a drift chamber plane in place within ±10 μm. This feature is necessary for precision momentum determination of highly energetic tracks. After an initial calibration (by laser3, for example) long-term stability is required for computer corrections. However, since huge mechanical structures, even if tempered, will always "work" internally, active compensation will be necessary. We point out that these considerations apply to all large precision chambers, and not only to the specific geometry mentioned.

V. APPENDIX: HARDWARE DETAILS

A) The Controller

A block diagram of the controller is shown in Figure 9. There are three somewhat independent sections of this circuit:

The CCD Distributor Addressing Latch

This is a 4-bit latch (7475-14) which loads the 4-bit CAMAC "A" field when an F9, C, or Z is sent to the controller. The output of this latch is buffered via transistors and is sent over lines Bus #1 → Bus #4 (and displayed via LEDs).

The CCD Clocking Circuitry

Two oscillators are used as clocking sources; oscillator CLK1 is preset via an on-board trimmer potentiometer, while CLK2 can be adjusted via an external potentiometer on the front panel. The CLX Source selector switch (S3) enables one to select either clock. One may also set the switch in a "null" position, thus enabling an external clocking pulse to be input via the "ext clk" connector.

The clock source is introduced into the CCD clocking circuitry. This is a complex arrangement of gates, flip-flops, and counters which is described in the Fairchild CCD-110 application notes. The 5 output signals are buffered via transistors and output onto lines Bus #5 → Bus #9.
The CCD Control and Readout Circuitry:

This comprises the major portion of the apparatus. Three CAMAC commands are accepted: an F0, an F2, and an F9. They are decoded by a 74154 demultiplexer.

Upon receipt of an F0, the read sequence starts. All processes are timed via the $V_{XB}$ and $V_{OR}$ signals fed back from the CCD driver/digitizer to guarantee synchronism. The read sequence is itemized below and depicted in a timing diagram (Figure 10).

1) CAMAC N - FO - S1 sent.

2) Readout latch (L1, 74279) is set. This holds the output latch open (L3, 7475), and enables the feedback $V_{XB}$ pulses to clock counter C1 (7493). [The $V_{XB}$ pulses are output at the beginning of each cycle through the CCD.] The $V_{LED}$ bus line (Bus #10) goes high; this triggers the LEDs, illuminating the CCDs attached to any distributors that are currently on-line.

3) Nothing else happens for the first 4 cycles through the CCD; only counter C1 is advanced. This is done to avoid any transient effects. At the start of the fifth cycle ($\geq 4 V_{XB}$ pulses), the $V_{OR}$ pulses are allowed to clock counter C2 (the $V_{OR}$ pulses go high for each "cell" of video data output). These $V_{OR}$ pulses first trigger a monostable trigger delay (P1-555) which shifts the phase and broadens pulse-width such that the video data is sampled in the center of each "cell" (see below).

4) Nothing happens for the first 3 $V_{OR}$ pulses; only counter C2 is advanced. This delay is introduced since the first 3 video cells are supposedly "dummies", i.e., they contain no video data, and are required to advance the data through the analog shift register inside the CCD. After the 3rd $V_{OR}$ pulse, the delayed $V_{OR}$ pulses are allowed to advance counter C3 and are input to a pulse generator (P2), creating the shift register gate. This is a narrow (~ 500 nsec) pulse which clocks the shift register in the middle of each "cell" of video data (the 2 data bits--DATA 0, DATA 1 -- from Bus #3 and Bus #4 are input to the shift register).
v) The shift register and counter C3 are clocked for the next 256 $V_{\text{OR}}$ pulses. After the 256th pulse, the $V_{\text{OR}}$ pulses are inhibited from further advancing either counter C3 or the shift register.

vi) Nothing happens until the 5th $V_{\text{OXB}}$ pulse is received. At this time the "data present" latch (L2) is set and a "reset" pulse is created which clears all counters (C1 + C3) and resets the readout latch.

This closes the output latch (L3) and inhibits all further clocking pulses ($V_{\text{LED}}$ is also brought low). The readout sequence is now complete, and the module may be sequentially read into computer via CAMAC.

Data from the shift register is read cell by cell into CAMAC via the F2 function—"read and advance." The CAMAC F2 is gated by the readout latch ($V_{\text{LED}}$) output and the reset timer (F3). If either a readout is in progress or the module is resetting itself (these define a "busy" criterion), the CAMAC F2 will have no effect, and the module will return X = 0 and Q = 0.

If the controller is not busy, a CAMAC F2 will first open the output latch, allowing the current data to be written onto CAMAC read lines R1 (DATA 0) and R2 (DATA 1). Upon receipt of F2 ? S2 (later in the CAMAC cycle), the shift register is cycled and counter C3 is advanced. If counter C3 is advanced to 256, all further shift-register advance pulses are inhibited. The data present latch governs the "Q" response of the F2 command. After an F0 readout sequence has been completed, this latch is set. Upon receipt of an F2 (provided the controller is not busy) it will respond with Q = 1 and X = 1.

If 256 reads have been attempted, the next read (i.e., shift-register advance) will clear the data present latch, but will still answer Q = 1, X = 1, however all subsequent F2s will yield Q = 0, X = 1. Thus, one can read this module in a "halt on Q" mode, but in this case 257 words will be read, the last word being a "dummy" required to reset the data present latch.

The manual shift-register advance pushbutton emulates a CAMAC F2 and allows one to advance and examine the memory manually.

After the controller's memory has been read and emptied, a CAMAC clear is required before sending another F0 and starting the sequence anew. This can be done by a CAMAC C, 2, or F9—all are or'ed together (there is no manual
"clear" on the controller). This resets all counters and latches (and loads the CAMAC "A" field into the distributor address latch; of course, for C and Z this field is zero) and returns the controller to a "ready" state.

B) The Distributor

The distributor performs essentially 3 tasks:
- buffers and fans out all CCD clocking voltages (including $V_{LED}$) to 16 ports
- effectively multiplexes the return signals from the 16 ports (i.e., each port is uniquely addressable)
- supplies the voltages required by the driver/digitizer modules.

The design of this circuit is extremely simple, but it is complicated by the 16-fold redundancy. Figure 11 shows the block diagram.

The on/off line state of the unit is defined via an RS latch. The latch is set (on-line) by the CAMAC F1 bit or the on-line position of switch S1. The latch is reset (off-line) by the CAMAC F2 bit, a CAMAC C or Z, or the off-line position of switch S1 (note that the F1 and F2 bits only are used to simplify command decoding—hence, an F3, an F7, etc., will have undefined effects).

The CCD clocking signals and $V_{LED}$ (Bus #5 → Bus #10) are first Schmidt-trigger conditioned and gated by the output of the latch; thereupon they are routed through a driver to 16 separate buffers and appear at B5 → B10 of each port. Because these signals are gated by the latch, no signals appear at the 16 ports when the module is off-line. When the module is on-line, however, these signals will be present at all 16 ports.

There are 4 signals (B1 → B4; 2 data + 2 feedback) received from the addressed port which are written onto lines Bus #1 → Bus #4. These 4 signals are first Schmidt-trigger conditioned at all 16 ports and then brought to the inputs of four 16-to-1 data selectors (74150) which have common addressing lines derived from Bus #11 → Bus #14 (from the distributor address latch in the controller). The output of each of these selectors is brought to the bus via an open-collector driver. The data selectors are all gated by the latch output; when the unit is off-line, the data selectors will not pass data and
are effectively "disconnected" from the bus write lines. When the unit is on-line, the data selectors pass data from the addressed port and it is written onto the bus.

The CCD power supply is very straightforward. The -6 volts comes straight from CAMAC with no buffering or decoding. The +15 and +8 volt supplies are derived from the CAMAC +24 volts via integrated circuit regulators (the 7815 and 7808 are used respectively). These power supply voltages always appear at the 16 ports regardless of the on/off-line state of the distributor.

C) The Driver/Digitizer

This unit plugs into an output port of a distributor (via ribbon cable) and performs 3 general functions:
- buffers the 5 CCD clocking signals and shifts their swing to 0 to 7 volts before applying them to the CCD (also feeds back V_{\text{BXB}} and V_{\text{BR}}).
- digitizes the video output of the CCD (via comparators) into 2 bits.
- buffers V_{\text{LED}} (B1) and provides a variable LED driver; an LED can be attached which flashes on when a readout is in progress, and can be focused onto the CCD.

This circuit is exceedingly simple--purposely so, since one is required with each CCD. There are only 6 chips present, counting the CCD.

The block diagram is portrayed in Figure 12. The 6 signals received from the cable (B5 to B10) are first conditioned and inverted by Schmidt-triggers and then routed through open-collector drivers where they are shifted to 0 to 7 volts and fed to the CCD (with the exception of B10, V_{\text{LED}}). The V_{\text{BXB}} and V_{\text{BR}} signals are fed back onto B1 and B2 respectively. V_{\text{LED}} is fed through a series of buffers and drives the "active" LED indicator and an emitter-follower with base-voltage varied by trimmer T1. An LED can be plugged into the "LED output" connector which is fed via this emitter-follower; thus T1 varies its brightness, and it is illuminated only when a readout sequence is in progress.

The video output of the CCD is first isolated via an emitter-follower and then applied to two analog comparators. These are fast LM318 operational amplifiers, and the threshold of each is set independently via trimpots T2 and T3. The outputs of these comparators are monitored by 2 LEDs and clamped.
0 + 5 volts through zener diodes before being fed to TTL buffers which invert these signals and feed them onto B3 (DATA 1) and B4 (DATA 0). Since comparators are used for digital conditioning, only 3 states are possible:

- Both comparators below threshold (0, 0)
- One comparator above threshold (0, 1)
- Both comparators above the threshold (1, 1).

The state (1, 0) does not exist independently.

This driver/digitizer circuit can easily be altered, and other approaches can be examined; i.e., simple A + D converters can replace the analog comparators (yielding a more precise digital rendition of the video waveform), the trimpots can be eliminated by a biasing network, the CCD video signal can be preamplified before being applied to the comparators (thus reducing threshold shift caused by drifting input offset current in the OP-AMPS), etc.

D) The Motor Controller/Driver

This circuit enables the computer to address 1-out-of-16 motor drives, and set it into "Forward" or "Reverse", motion. The block diagram is given in Figure 13. The Forward and Reverse commands (F7 and F8) gate the CAMAC A-field into Latch L2 which drives a 4-to-16 line address decoder, thus enabling the 4-bit A-field to specify 1-out-of-16 outputs. The F7 and F8 commands also set latch L1 which gates the address decoder; when L1 is set, the address decoder is enabled and the output line specified by the CAMAC A-field is asserted. The F9, C, and Z commands re-set L1, and thus inhibit all address decoder output lines. Switch S1 overrides the output of L1, thus providing a manual motor control. Switches S3 - S5 are or'ed into the output of L2, and provide a manual motor address select. In addition, the F8 command is input to Latch L3. This latch is gated by all accepted CAMAC commands; however it is set only when an F8 is sent, and thus is used as a "Forward/Reverse" control line (Switch S2 provides a manual override). The address decoder outputs feed the "enable" inputs of "Analog Converters", and the output of L3 is fed to the "Forward/Reverse" inputs of these modules. The "Analog Converters" are simple circuits which enable digital control of a 3-state analog output, and have the transfer function:
Logic Inputs

<table>
<thead>
<tr>
<th>Enable</th>
<th>F/R</th>
<th>Analog Output Voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>-15</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>+15</td>
</tr>
<tr>
<td>0</td>
<td>(anything)</td>
<td>0</td>
</tr>
</tbody>
</table>

The outputs of the analog converters are buffered by driver transistors, and power the motors. Simple DC motors are used, and move the frame +/- 150 μm by means of an elementary lever-wedge assembly.

In summary, an F7 A

 sets motor #n into forward motion, an F8 A

 sets motor #n into reverse motion, and an F9, C, or Z halts all motors. Only one motor may be controlled at a time with this circuit.

ACKNOWLEDGMENTS

Infinite thanks go to Ulrich Becker for fruitful discussions and assistance. I am happy to thank Ron Hoffmann, Peter Berges, Dave Osborne, Jim Donahue, and Paula Reddick for their technical help. I am grateful to Ed Paradiso and Adrienne DeLeonardo for their assistance in preparing the figures and graphics.

REFERENCES

2. A. Wagner, Central Detectors, DESY preprint 80/83 (1980).
4. Application notes for Fairchild CCD110 and CCD111, Fairchild, Inc.
FIGURE CAPTIONS

Fig. 1 Cross-sectional view of a drift chamber mounted in the detector. The LED/CCD configurations are shown, and the motor drives are labeled "adjust".

Fig. 2 Block diagram of the CCD readout configuration.

Fig. 3 a) Photograph of the test frame (1.5 x 5 meters in area).
   b) A CCD/LED assembly; light from the LED (mounted on the frame) is focused onto the CCD (mounted on a bracket fixed to the floor) via a cylindrical lens.
   c) A computer-controlled motor drive, capable of moving the frame vertically = +/- 150 µm.
   d) CCD readout electronics. The CCD controller and a distributor are mounted in the CAMAC crate, and a prototype driver/digitizer is seen in the foreground.

Fig. 4 CCD video signal (lower trace) and a digitized comparator output (upper trace) arising from focused LED illumination. Photo a) shows an entire cycle through the CCD (256 cells), while photo b) has an expanded time scale and shows outputs from individual CCD cells.

Fig. 5 Response of the compensation system to the "step" impulse created by a 10 Kg load. Fig. 5a) shows the frame position as read by the CCD and computer (in units of CCD cells) while Fig. 5b) shows the frame position as read by the mechanical deflection gauge (in µm) at the CCD/LED site. The times at which the load was introduced and removed are indicated; the compensation system is seen to restore the frame to within 5 µm of the reference position (horiz. dotted line) in both cases.

Fig. 6 Sketch of test frame configurations, showing CCD/LED/motor sites. The vertical lines represent drift wires (the actual drift wire density differs from that portrayed here). CCD/LED/motor sites are located at the 4 corners of the frame and midway along either side (where the drift wire supports are mounted), thus monitor the position of the drift wire plane.
Fig. 7  Response of all 6 CCD/LED sites to 10 Kg loads successively placed at each corner of the frame. The CCDs were scanned continuously, and mean positions were calculated and plotted each minute. The site #’s at which loads were placed are indicated at the bottom of the figure. The positions are plotted in units of CCD cells (as read by the computer). The response of site #4 to the 10 Kg load is opposite to that of the other sites; this is because the CCD at site #4 is inverted w.r.t. the scale convention.

Fig. 8  Average centroid positions (integrated over 15-minute intervals, sampling each CCD every 15 seconds) as a function of time over a 24-hour period. In Fig. 5a), the internal motion of the frame was uncompensated; in Fig. 5b), the motor drives were used to restore the centroids to the reference position whenever deviations of > 0.5 CCD cell were detected. The vertical axes are in units of CCD cell-width (at 13 μm/CCD cell).

Fig. 9  Block diagram of the CCD controller electronics.

Fig. 10  Timing diagram for the CCD readout sequence, initiated by a CAMAC FO.

Fig. 11  Block diagram of the CCD distributor electronics.

Fig. 12  Block diagram of the CCD driver/digitizer electronics.

Fig. 13  Block diagram of the Motor Controller/Driver electronics.
Fig. 1
**CCD System - General Configuration**

- **Computer + CAMAC System**
  - Readout, Select, and Control Commands
  - CAMAC Dataway

- **CCD Controller**
  - Controls CCD Addressing and readout
  - Buffers CCD Data to CAMAC
  - Bus contains:
    - 2 Feedback lines
    - 2 Data signals
    - 5 CCD Clocking signals
    - 1 LED Activate Signal
    - 4 CCD Addressing lines

- **CCD Distributor**
  - Selects 1 out of 16 CCD's to be read out
  - Buffers Clocking Signals, and provides CCD Voltages
  - x 16

- **CCD Distributor**
  - Driver / Digitizer + CCD

- **CCD Distributor**
  - Driver / Digitizer + CCD

**Fig. 2**

---

*Image of a diagram showing the configuration of a CCD system with various components and connections.*
CCD RESPONSE TO FOCUSED LED ILLUMINATION

a) 1 CYCLE THRU CCD

- 256 CELLS
- 3.3 mm
- 8.5 msec

DIGITIZED SIGNAL

VIDEO SIGNAL

≈ 70 mV

b) Focussed LED

- 0.6 msec
- 20 CELLS

DIGITIZED SIGNAL

VIDEO SIGNAL

Fig. 4

1299
TEST FRAME (TOP VIEW)
LOAD/COMPENSATION TEST

CCD/LED SITE #

SITE # w. APPLIED 10 kg LOAD

Fig. 7
LONG-TERM STABILITY

a) NO COMPENSATION

<table>
<thead>
<tr>
<th>CCD/LED SITE #</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
</tr>
</thead>
<tbody>
<tr>
<td>Elapsed Time (hours)</td>
<td>0</td>
<td>5</td>
<td>10</td>
<td>15</td>
<td>20</td>
<td>24</td>
</tr>
</tbody>
</table>

13 µm (1 CCD CELL)

b) WITH COMPENSATION

<table>
<thead>
<tr>
<th>CCD/LED SITE #</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
</tr>
</thead>
<tbody>
<tr>
<td>Elapsed Time (hours)</td>
<td>0</td>
<td>5</td>
<td>10</td>
<td>15</td>
<td>20</td>
<td>24</td>
</tr>
</tbody>
</table>

13 µm (1 CCD CELL)
READOUT SEQUENCE - TIMING DIAGRAM

CAMAC N-F0-S1

V_{LED}

V_{phB}

(50 KHz)

V_{BR}

SR Gate

Expanded Scale

V_{phB}

V_{ph undelayed}

V_{ph delayed}

SR Gate (500 nsec width)

Video Data (Data 0 or Data 1)
Cell saturated → output Low

Fig. 10
CCD DISTRIBUTOR - BLOCK DIAGRAM

Fig. 11
Fig. 12
MOTOR CONTROLLER/DRIVER
BLOCK DIAGRAM

Fig. 13